git.mutantstargoat.com Git - sgikbd/blob - hw/sgikbd.kicad_pro

   1 {
   2   "board": {
   3     "design_settings": {
   4       "defaults": {
   5         "board_outline_line_width": 0.09999999999999999,
   6         "copper_line_width": 0.19999999999999998,
   7         "copper_text_italic": false,
   8         "copper_text_size_h": 1.5,
   9         "copper_text_size_v": 1.5,
  10         "copper_text_thickness": 0.3,
  11         "copper_text_upright": false,
  12         "courtyard_line_width": 0.049999999999999996,
  13         "dimension_precision": 4,
  14         "dimension_units": 3,
  15         "dimensions": {
  16           "arrow_length": 1270000,
  17           "extension_offset": 500000,
  18           "keep_text_aligned": true,
  19           "suppress_zeroes": false,
  20           "text_position": 0,
  21           "units_format": 1
  22         },
  23         "fab_line_width": 0.09999999999999999,
  24         "fab_text_italic": false,
  25         "fab_text_size_h": 1.0,
  26         "fab_text_size_v": 1.0,
  27         "fab_text_thickness": 0.15,
  28         "fab_text_upright": false,
  29         "other_line_width": 0.15,
  30         "other_text_italic": false,
  31         "other_text_size_h": 1.0,
  32         "other_text_size_v": 1.0,
  33         "other_text_thickness": 0.15,
  34         "other_text_upright": false,
  35         "pads": {
  36           "drill": 0.762,
  37           "height": 1.524,
  38           "width": 1.524
  39         },
  40         "silk_line_width": 0.15,
  41         "silk_text_italic": false,
  42         "silk_text_size_h": 1.0,
  43         "silk_text_size_v": 1.0,
  44         "silk_text_thickness": 0.15,
  45         "silk_text_upright": false,
  46         "zones": {
  47           "45_degree_only": false,
  48           "min_clearance": 0.508
  49         }
  50       },
  51       "diff_pair_dimensions": [
  52         {
  53           "gap": 0.0,
  54           "via_gap": 0.0,
  55           "width": 0.0
  56         }
  57       ],
  58       "drc_exclusions": [
  59         "silk_over_copper|104481981|106981981|5bccb388-299b-4643-bf57-5dc2ce7ca26d|2df5c496-17e7-45e2-8336-fa61eecd7958",
  60         "silk_over_copper|104481981|72981981|0eeb9199-03ed-42a4-b712-bdcaf9bc0e08|ea569363-d39e-43f2-a253-37b2bc04a6a5",
  61         "silk_over_copper|104481981|86981981|0eeb9199-03ed-42a4-b712-bdcaf9bc0e08|9ba7b580-dbbe-48b4-9f32-6481ed5a2dff",
  62         "silk_over_copper|104481981|92981981|5bccb388-299b-4643-bf57-5dc2ce7ca26d|f20a9fb1-75b8-4004-9fab-0c6470c2779b",
  63         "silk_over_copper|131301981|119981981|097883c0-ef86-40e4-8ed4-94fdaaa19b1f|9da295a1-d454-460d-b93b-a2837f8a87b6",
  64         "silk_over_copper|139736981|59981981|c78754be-e20c-4028-bf5e-a7c3f093e33e|725c1082-9165-4855-82e6-7d28b0e7e168",
  65         "silk_over_copper|170621981|119981981|097883c0-ef86-40e4-8ed4-94fdaaa19b1f|89990f96-3bbc-413c-84cf-32bd23f25943",
  66         "silk_over_copper|170706981|59981981|c78754be-e20c-4028-bf5e-a7c3f093e33e|74722585-a959-47ea-af16-5b84f2e37f3c",
  67         "silk_over_copper|175386981|82981981|e40fa3ec-89a3-42b1-ad76-f1d24ba780fa|f2ac2996-27d9-4c7e-ad04-88683e4cd140",
  68         "silk_over_copper|175386981|96981981|e40fa3ec-89a3-42b1-ad76-f1d24ba780fa|7082b417-e871-4493-b338-b08d9bd0f5f5",
  69         "silk_over_copper|179981981|96981981|1e6cb594-9d70-4927-b7fb-a6ac2141f0ed|e40fa3ec-89a3-42b1-ad76-f1d24ba780fa",
  70         "silk_over_copper|99981981|72981981|3c40d83c-ca1d-4874-920c-ecd81fe10fe6|0eeb9199-03ed-42a4-b712-bdcaf9bc0e08",
  71         "silk_over_copper|99981981|92981981|3c40d83c-ca1d-4874-920c-ecd81fe10fe6|5bccb388-299b-4643-bf57-5dc2ce7ca26d"
  72       ],
  73       "meta": {
  74         "version": 2
  75       },
  76       "rule_severities": {
  77         "annular_width": "error",
  78         "clearance": "error",
  79         "copper_edge_clearance": "error",
  80         "courtyards_overlap": "error",
  81         "diff_pair_gap_out_of_range": "error",
  82         "diff_pair_uncoupled_length_too_long": "error",
  83         "drill_out_of_range": "error",
  84         "duplicate_footprints": "warning",
  85         "extra_footprint": "warning",
  86         "footprint_type_mismatch": "error",
  87         "hole_clearance": "error",
  88         "hole_near_hole": "error",
  89         "invalid_outline": "error",
  90         "item_on_disabled_layer": "error",
  91         "items_not_allowed": "error",
  92         "length_out_of_range": "error",
  93         "malformed_courtyard": "error",
  94         "microvia_drill_out_of_range": "error",
  95         "missing_courtyard": "ignore",
  96         "missing_footprint": "warning",
  97         "net_conflict": "warning",
  98         "npth_inside_courtyard": "ignore",
  99         "padstack": "error",
 100         "pth_inside_courtyard": "ignore",
 101         "shorting_items": "error",
 102         "silk_over_copper": "warning",
 103         "silk_overlap": "warning",
 104         "skew_out_of_range": "error",
 105         "through_hole_pad_without_hole": "error",
 106         "too_many_vias": "error",
 107         "track_dangling": "warning",
 108         "track_width": "error",
 109         "tracks_crossing": "error",
 110         "unconnected_items": "error",
 111         "unresolved_variable": "error",
 112         "via_dangling": "warning",
 113         "zone_has_empty_net": "error",
 114         "zones_intersect": "error"
 115       },
 116       "rules": {
 117         "allow_blind_buried_vias": false,
 118         "allow_microvias": false,
 119         "max_error": 0.005,
 120         "min_clearance": 0.0,
 121         "min_copper_edge_clearance": 0.01,
 122         "min_hole_clearance": 0.25,
 123         "min_hole_to_hole": 0.25,
 124         "min_microvia_diameter": 0.19999999999999998,
 125         "min_microvia_drill": 0.09999999999999999,
 126         "min_silk_clearance": 0.0,
 127         "min_through_hole_diameter": 0.3,
 128         "min_track_width": 0.19999999999999998,
 129         "min_via_annular_width": 0.049999999999999996,
 130         "min_via_diameter": 0.39999999999999997,
 131         "solder_mask_clearance": 0.0,
 132         "solder_mask_min_width": 0.0,
 133         "use_height_for_length_calcs": true
 134       },
 135       "track_widths": [
 136         0.0
 137       ],
 138       "via_dimensions": [
 139         {
 140           "diameter": 0.0,
 141           "drill": 0.0
 142         }
 143       ],
 144       "zones_allow_external_fillets": false,
 145       "zones_use_no_outline": true
 146     },
 147     "layer_presets": []
 148   },
 149   "boards": [],
 150   "cvpcb": {
 151     "equivalence_files": []
 152   },
 153   "erc": {
 154     "erc_exclusions": [],
 155     "meta": {
 156       "version": 0
 157     },
 158     "pin_map": [
 159       [
 160         0,
 161         0,
 162         0,
 163         0,
 164         0,
 165         0,
 166         1,
 167         0,
 168         0,
 169         0,
 170         0,
 171         2
 172       ],
 173       [
 174         0,
 175         2,
 176         0,
 177         1,
 178         0,
 179         0,
 180         1,
 181         0,
 182         2,
 183         2,
 184         2,
 185         2
 186       ],
 187       [
 188         0,
 189         0,
 190         0,
 191         0,
 192         0,
 193         0,
 194         1,
 195         0,
 196         1,
 197         0,
 198         1,
 199         2
 200       ],
 201       [
 202         0,
 203         1,
 204         0,
 205         0,
 206         0,
 207         0,
 208         1,
 209         1,
 210         2,
 211         1,
 212         1,
 213         2
 214       ],
 215       [
 216         0,
 217         0,
 218         0,
 219         0,
 220         0,
 221         0,
 222         1,
 223         0,
 224         0,
 225         0,
 226         0,
 227         2
 228       ],
 229       [
 230         0,
 231         0,
 232         0,
 233         0,
 234         0,
 235         0,
 236         0,
 237         0,
 238         0,
 239         0,
 240         0,
 241         2
 242       ],
 243       [
 244         1,
 245         1,
 246         1,
 247         1,
 248         1,
 249         0,
 250         1,
 251         1,
 252         1,
 253         1,
 254         1,
 255         2
 256       ],
 257       [
 258         0,
 259         0,
 260         0,
 261         1,
 262         0,
 263         0,
 264         1,
 265         0,
 266         0,
 267         0,
 268         0,
 269         2
 270       ],
 271       [
 272         0,
 273         2,
 274         1,
 275         2,
 276         0,
 277         0,
 278         1,
 279         0,
 280         2,
 281         2,
 282         2,
 283         2
 284       ],
 285       [
 286         0,
 287         2,
 288         0,
 289         1,
 290         0,
 291         0,
 292         1,
 293         0,
 294         2,
 295         0,
 296         0,
 297         2
 298       ],
 299       [
 300         0,
 301         2,
 302         1,
 303         1,
 304         0,
 305         0,
 306         1,
 307         0,
 308         2,
 309         0,
 310         0,
 311         2
 312       ],
 313       [
 314         2,
 315         2,
 316         2,
 317         2,
 318         2,
 319         2,
 320         2,
 321         2,
 322         2,
 323         2,
 324         2,
 325         2
 326       ]
 327     ],
 328     "rule_severities": {
 329       "bus_definition_conflict": "error",
 330       "bus_entry_needed": "error",
 331       "bus_label_syntax": "error",
 332       "bus_to_bus_conflict": "error",
 333       "bus_to_net_conflict": "error",
 334       "different_unit_footprint": "error",
 335       "different_unit_net": "error",
 336       "duplicate_reference": "error",
 337       "duplicate_sheet_names": "error",
 338       "extra_units": "error",
 339       "global_label_dangling": "warning",
 340       "hier_label_mismatch": "error",
 341       "label_dangling": "error",
 342       "lib_symbol_issues": "warning",
 343       "multiple_net_names": "warning",
 344       "net_not_bus_member": "warning",
 345       "no_connect_connected": "warning",
 346       "no_connect_dangling": "warning",
 347       "pin_not_connected": "error",
 348       "pin_not_driven": "error",
 349       "pin_to_pin": "warning",
 350       "power_pin_not_driven": "error",
 351       "similar_labels": "warning",
 352       "unannotated": "error",
 353       "unit_value_mismatch": "error",
 354       "unresolved_variable": "error",
 355       "wire_dangling": "error"
 356     }
 357   },
 358   "libraries": {
 359     "pinned_footprint_libs": [],
 360     "pinned_symbol_libs": []
 361   },
 362   "meta": {
 363     "filename": "sgikbd.kicad_pro",
 364     "version": 1
 365   },
 366   "net_settings": {
 367     "classes": [
 368       {
 369         "bus_width": 12.0,
 370         "clearance": 0.2,
 371         "diff_pair_gap": 0.25,
 372         "diff_pair_via_gap": 0.25,
 373         "diff_pair_width": 0.2,
 374         "line_style": 0,
 375         "microvia_diameter": 0.3,
 376         "microvia_drill": 0.1,
 377         "name": "Default",
 378         "pcb_color": "rgba(0, 0, 0, 0.000)",
 379         "schematic_color": "rgba(0, 0, 0, 0.000)",
 380         "track_width": 0.25,
 381         "via_diameter": 0.8,
 382         "via_drill": 0.4,
 383         "wire_width": 6.0
 384       },
 385       {
 386         "bus_width": 12.0,
 387         "clearance": 0.2,
 388         "diff_pair_gap": 0.25,
 389         "diff_pair_via_gap": 0.25,
 390         "diff_pair_width": 0.2,
 391         "line_style": 0,
 392         "microvia_diameter": 0.3,
 393         "microvia_drill": 0.1,
 394         "name": "power",
 395         "nets": [
 396           "-5V",
 397           "/VBUS+",
 398           "/VBUS-",
 399           "GND",
 400           "VCC"
 401         ],
 402         "pcb_color": "rgba(0, 0, 0, 0.000)",
 403         "schematic_color": "rgba(0, 0, 0, 0.000)",
 404         "track_width": 0.4,
 405         "via_diameter": 1.1,
 406         "via_drill": 0.7,
 407         "wire_width": 6.0
 408       }
 409     ],
 410     "meta": {
 411       "version": 2
 412     },
 413     "net_colors": null
 414   },
 415   "pcbnew": {
 416     "last_paths": {
 417       "gencad": "",
 418       "idf": "",
 419       "netlist": "",
 420       "specctra_dsn": "",
 421       "step": "",
 422       "vrml": ""
 423     },
 424     "page_layout_descr_file": ""
 425   },
 426   "schematic": {
 427     "annotate_start_num": 0,
 428     "drawing": {
 429       "default_line_thickness": 6.0,
 430       "default_text_size": 50.0,
 431       "field_names": [],
 432       "intersheets_ref_own_page": false,
 433       "intersheets_ref_prefix": "",
 434       "intersheets_ref_short": false,
 435       "intersheets_ref_show": false,
 436       "intersheets_ref_suffix": "",
 437       "junction_size_choice": 3,
 438       "label_size_ratio": 0.25,
 439       "pin_symbol_size": 0.0,
 440       "text_offset_ratio": 0.08
 441     },
 442     "legacy_lib_dir": "",
 443     "legacy_lib_list": [],
 444     "meta": {
 445       "version": 1
 446     },
 447     "net_format_name": "",
 448     "ngspice": {
 449       "fix_include_paths": true,
 450       "fix_passive_vals": false,
 451       "meta": {
 452         "version": 0
 453       },
 454       "model_mode": 0,
 455       "workbook_filename": ""
 456     },
 457     "page_layout_descr_file": "",
 458     "plot_directory": "",
 459     "spice_adjust_passive_values": false,
 460     "spice_external_command": "spice \"%I\"",
 461     "subpart_first_id": 65,
 462     "subpart_id_separator": 0
 463   },
 464   "sheets": [
 465     [
 466       "78cbdd6c-4878-4cc5-9a58-0e506478e37d",
 467       ""
 468     ]
 469   ],
 470   "text_variables": {}
 471 }